Memory Architecture Exploration for Programmable Embedded Systems by Nikil Dutt,

Huff Books
（2282）
賣家的其他物品
聯絡賣家
US $20.00
大約HK$ 155.37
或講價
狀況：
良好
手快有，手慢無！ 1 人正在追蹤這件物品。
運送：
US $5.97（大約 HK$ 46.38） USPS Media MailTM.
所在地：Caldwell, Idaho, 美國
送達日期：
估計於 10月23日 (星期四)至 10月27日 (星期一)之間送達 運送地點 94104
估計運送時間是透過我們的獨家工具，根據買家與物品所在地的距離、所選的運送服務、賣家的運送紀錄及其他因素，計算大概的時間。送達時間會因時而異，尤其是節日。
退貨：
不可退貨.
保障：
請參閱物品說明或聯絡賣家以取得詳細資料。閱覽全部詳情查看保障詳情
（不符合「eBay 買家保障方案」資格）
賣家必須承擔此刊登物品的所有責任。
eBay 物品編號：156754196830

物品細節

物品狀況
良好: ...
ISBN
9781402073243
類別

關於產品

Product Identifiers

Publisher
Springer
ISBN-10
1402073240
ISBN-13
9781402073243
eBay Product ID (ePID)
2399208

Product Key Features

Number of Pages
Xvii, 128 Pages
Language
English
Publication Name
Memory Architecture Exploration for Programmable Embedded Systems
Publication Year
2002
Subject
Systems Architecture / General, Automation, Electronics / Semiconductors, Hardware / General, Computer Science
Type
Textbook
Subject Area
Computers, Technology & Engineering
Author
Nikil Dutt, Peter Grun, Alexandru Nicolau
Format
Hardcover

Dimensions

Item Weight
31 Oz
Item Length
9.3 in
Item Width
6.1 in

Additional Product Features

Intended Audience
Scholarly & Professional
LCCN
2002-035707
Dewey Edition
21
Reviews
From the reviews:"This book considers the opportunities and discusses the challenges in designing embedded memory system … . The book is well organized, up-to-date and easy to follow for self-study. … In general the book has high educational value. … The book is really interesting both for specialists in the topic, and graduate students … . The reviewer rates this book highly and recommends it to graduate students, researchers and practicing engineers in embedded systems design. Overall, the authors have done a commendable job … ." (Mile Stojcev, Microelectronics Reliability, Vol. 47, 2004), From the reviews: "This book considers the opportunities and discusses the challenges in designing embedded memory system a? . The book is well organized, up-to-date and easy to follow for self-study. a? In general the book has high educational value. a? The book is really interesting both for specialists in the topic, and graduate students a? . The reviewer rates this book highly and recommends it to graduate students, researchers and practicing engineers in embedded systems design. Overall, the authors have done a commendable job a? ." (Mile Stojcev, Microelectronics Reliability, Vol. 47, 2004), From the reviews: "This book considers the opportunities and discusses the challenges in designing embedded memory system … . The book is well organized, up-to-date and easy to follow for self-study. … In general the book has high educational value. … The book is really interesting both for specialists in the topic, and graduate students … . The reviewer rates this book highly and recommends it to graduate students, researchers and practicing engineers in embedded systems design. Overall, the authors have done a commendable job … ." (Mile Stojcev, Microelectronics Reliability, Vol. 47, 2004), From the reviews: "This book considers the opportunities and discusses the challenges in designing embedded memory system ... . The book is well organized, up-to-date and easy to follow for self-study. ... In general the book has high educational value. ... The book is really interesting both for specialists in the topic, and graduate students ... . The reviewer rates this book highly and recommends it to graduate students, researchers and practicing engineers in embedded systems design. Overall, the authors have done a commendable job ... ." (Mile Stojcev, Microelectronics Reliability, Vol. 47, 2004)
Number of Volumes
1 vol.
Illustrated
Yes
Dewey Decimal
004.2/56
Table Of Content
Related Work.- Early Memory Size Estimation.- Early Memory and Connectivity Architecture Exploration.- Memory-Aware Compilation.- Experiments.- Conclusions.
Synopsis
Continuing advances in chip technology, such as the ability to place more transistors on the same die (together with increased operating speeds) have opened new opportunities in embedded applications, breaking new ground in the domains of communication, multimedia, networking and entertainment. New consumer products, together with increased time-to-market pressures have created the need for rapid exploration tools to evaluate candidate architectures for System-on-Chip (SoC) solutions. Such tools will facilitate the introduction of new products customized for the market and reduce the time-to-market for such products. While the cost of embedded systems was traditionally dominated by the circuit production costs, the burden has continuously shifted towards the design process, requiring a better design process, and faster turn-around time. In the context of programmable embedded systems, designers critically need the ability to explore rapidly the mapping of target applications to the complete system. Moreover, in today's embedded applications, memory represents a major bottleneck in terms of power, performance, and cost. In particular, Memory Architecture Exploration for Programmable Embedded Systems addresses efficient exploration of alternative memory architectures, assisted by a "compiler-in-the-loop" that allows effective matching of the target application to the processor-memory architecture. This new approach for memory architecture exploration replaces the traditional black-box view of the memory system and allows for aggressive co-optimization of the programmable processor together with a customized memory system. The book concludes with a set of experiments demonstrating the utility of this exploration approach. The authors perform architecture and compiler exploration for a set of large, real-life benchmarks, uncovering promising memory configurations from different perspectives, such as cost, performance and power. Moreover, the authors compare the Design Space Exploration heuristic with a brute force full simulation of the design space, to verify that the heuristic successfully follows a true pareto-like curve. Such an early exploration methodology can be used directly by design architects to quickly evaluate different design alternatives, and make confident design decisions based on quantitative figures. Memory Architecture Exploration for Programmable Embedded Systems is designed for different groups in the embedded systems-on-chip arena. First, the book is designed for researchers and graduate students interested in memory architecture exploration in the context of compiler-in-the-loop exploration for programmable embedded systems-on-chip. Second, the book is intended for embedded system designers who are interested in an early exploration methodology, where they can rapidly evaluate different design alternatives, and customize the architecture using system-level IP blocks, such as processor cores and memories. Third, the book can be used by CAD developers who wish to migrate from a hardware synthesis target to embedded systems containing processor cores and significant software components. CAD tool developers will be able to review basic concepts in memory architectures with relation to automatic compiler/simulator software toolkit retargeting. Finally, since the book presents a methodology for exploring and optimizing the memory configuration for embedded systems, it is intended for managers and system designers who may be interested in the emerging embedded system design methodologies for memory-intensive applications., Memory Architecture Exploration for Programmable Embedded Systems addresses efficient exploration of alternative memory architectures, assisted by a "compiler-in-the-loop" that allows effective matching of the target application to the processor-memory architecture. This new approach for memory architecture exploration replaces the traditional black-box view of the memory system and allows for aggressive co-optimization of the programmable processor together with a customized memory system. The book concludes with a set of experiments demonstrating the utility of this exploration approach. The authors perform architecture and compiler exploration for a set of large, real-life benchmarks, uncovering promising memory configurations from different perspectives, such as cost, performance and power.
LC Classification Number
QA75.5-76.95

賣家提供的物品說明

賣家簡介

Huff Books

100% 正面信用評價•已賣出 7,564 件物品

加入日期：9月 2010
A small family book business based in Celina Texas.
瀏覽商店聯絡

詳盡賣家評級

過去 12 個月的平均評級
說明準確
5.0
運費合理
4.8
運送速度
5.0
溝通
5.0

賣家信用評價 （2,474）

全部評級selected
正面
中立
負面
  • 1***3 (34)- 買家留下的信用評價。
    過去 6 個月
    購買已獲認證
    The book arrived promptly, extremely well packed and in excellent condition. The book is as described looking clean and appearance is as good as new. This book offered me value for money and I look forward to reading it. No problems with ordering from the USA for delivery to the UK. An excellent book seller - I would certainly purchase from Huff Books again. Thank you.
    The Private Journal of Captain G. F. Lyon of H. M. S. Hecla, During the...（#155774482416）
  • o***r (543)- 買家留下的信用評價。
    過去 1 年
    購買已獲認證
    Prompt and courteous reply to pre-purchase inquiry about packing. Book arrived promptly, securely packed, and in as-described condition. I'm happy with the purchase and recommend the seller.
    Not much of an engineer by stanley hooker 1984（#156126254462）
  • e***g (810)- 買家留下的信用評價。
    過去 1 年
    購買已獲認證
    Vintage 1934 Hardcover book "They Built The West: An Epic of Rails and Cities" by Glenn Chesney Quiett was well priced, and was received in good condition as described in listing. It was well packed for protection durning transit, and shipped very fast. Definitely recommend this Seller A+++++
    1934 "They Built The West: An Epic of Rails and Cities" by Glenn Chesney Quiett（#155778032464）
查看所有信用評價