回到首頁
|刊登類別：
|
加入追蹤清單

第 1/3 張圖片

System-on-Chip Architectures and Implementations for Private-Key Data Encryption - 第 1/3 張圖片
System-on-Chip Architectures and Implementations for Private-Key Data Encryption - 第 2/3 張圖片
System-on-Chip Architectures and Implementations for Private-Key Data Encryption - 第 3/3 張圖片
有類似物品要出售？
自己賣

System-on-Chip Architectures and Implementations for Private-Key Data Encryption

狀況：
全新
價格：
US $99.99
大約HK$ 780.57
運費：
US $5.60（大約 HK$ 43.72） 經濟運送方式. 查看詳情— 運送
所在地：Brighton, Colorado, 美國
送達日期：
估計於 6月24日, 一至 6月28日, 五之間送達 運送地點 43230
估計運送時間是透過我們的獨家工具，根據買家與物品所在地的距離、所選的運送服務、賣家的運送紀錄及其他因素，計算大概的時間。送達時間會因時而異，尤其是節日。
退貨：
保障：
請參閱物品說明或聯絡賣家以取得詳細資料。閱覽全部詳情查看保障詳情
（不符合「eBay 買家保障方案」資格）

賣家資料

檢舉物品 — 會在新視窗或分頁中開啟
賣家必須承擔此刊登物品的所有責任。
eBay 物品編號：313365450100
上次更新時間： 2023-01-25 17:50:11查看所有版本查看所有版本

物品細節

物品狀況
全新: 全新，未閱讀過和使用過的書籍，狀況完好，不存在缺頁或內頁受損。 查看所有物品狀況定義會在新視窗或分頁中開啟
Narrative Type
Nonfiction
Subject
Information Theory, Security / Cryptography, Electronics / Circuits / General
ISBN-13
9781461348979
ISBN
9781461348979
EAN
9781461348979
Subject Area
Computers, Technology & Engineering
Publication Name
System-On-Chip Architectures and Implementations for Private-Key Data Encryption
Item Length
9.3 in
Publisher
Springer
Publication Year
2012
Type
Textbook
Format
Trade Paperback
Language
English
Author
John V. Mccanny, Máire Mcloone
Item Width
6.1 in
Item Weight
10.1 Oz
Number of Pages
Xiv, 160 Pages

關於產品

Product Information

In System-on-Chip Architectures and Implementations for Private-Key Data Encryption, new generic silicon architectures for the DES and Rijndael symmetric key encryption algorithms are presented. The generic architectures can be utilised to rapidly and effortlessly generate system-on-chip cores, which support numerous application requirements, most importantly, different modes of operation and encryption and decryption capabilities. In addition, efficient silicon SHA-1, SHA-2 and HMAC hash algorithm architectures are described. A single-chip Internet Protocol Security (IPSec) architecture is also presented that comprises a generic Rijndael design and a highly efficient HMAC-SHA-1 implementation. In the opinion of the authors, highly efficient hardware implementations of cryptographic algorithms are provided in this book. However, these are not hard-fast solutions. The aim of the book is to provide an excellent guide to the design and development process involved in the translation from encryption algorithm to silicon chip implementation.

Product Identifiers

Publisher
Springer
ISBN-10
1461348978
ISBN-13
9781461348979
eBay Product ID (ePID)
175879714

Product Key Features

Author
John V. Mccanny, Máire Mcloone
Publication Name
System-On-Chip Architectures and Implementations for Private-Key Data Encryption
Format
Trade Paperback
Language
English
Subject
Information Theory, Security / Cryptography, Electronics / Circuits / General
Publication Year
2012
Type
Textbook
Subject Area
Computers, Technology & Engineering
Number of Pages
Xiv, 160 Pages

Dimensions

Item Length
9.3 in
Item Width
6.1 in
Item Weight
10.1 Oz

Additional Product Features

Intended Audience
Scholarly & Professional
Number of Volumes
1 Vol.
Lc Classification Number
Qa268
Reviews
From the reviews: "Security has become a very critical issue in the provision of mobile services. The demands for effective and secure communications in wireless networks are especially notable in the electronics area. ... This is an easy book to read. It focuses on efficient hardware implementation for private key algorithms. ... From the technical point of view, the book is very good, with enough explanations and solution trade-offs." (IEEE Circuits & Devices Magazine, Vol. 21 (6), 2005)
Table of Content
1 Background Theory.- 1.1. Introduction.- 1.2. Cryptographic Algorithms.- 1.3. Cryptanalysis.- 1.4. Hardware-Based Cryptographic Implementation.- 1.5. AES Development Effort.- 1.6. Rijndael Algorithm Finite Field Mathematics.- 1.7. Conclusions.- 2 Des Algorithm Architectures and Implementations.- 2.1. Introduction.- 2.2. DES Algorithm Description.- 2.3. DES Modes of Operation.- 2.4. Triple-DES.- 2.5. Review of Previous Work.- 2.6. Generic Parameterisable DES IP Architecture Design.- 2.7. Novel Key Scheduling Method.- 2.8. Conclusions.- 3 Rijndael Architectures and Implementations.- 3.1. Introduction.- 3.2. Rijndael Algorithm Description.- 3.3. Review of Rijndael Hardware Implementations.- 3.4. Design of High Speed Rijndael Encryptor Core.- 3.5. Encryptor/Decryptor Core.- 3.6. Performance Results.- 3.7. Conclusions.- 4 Further Rijndael Algorithm Architectures and Implementations.- 4.1. Introduction.- 4.2. Look-Up Table Based Rijndael Architecture.- 4.3. Rijndael Modes of Operation.- 4.4. Overall Generic AES Architecture.- 4.5. Conclusions.- 5 Hash Algorithms and Security Applications.- 5.1. Introduction.- 5.2. Internet Protocol Security (IPSec).- 5.3. IPSec Authentication Algorithms.- 5.4. IPSec Cryptographic Processor Design.- 5.5. Performance Results.- 5.6. IPSec Cryptographic Processor Use in Other Applications.- 5.7. SHA-384/SHA-512 Processor.- 5.8. Conclusions.- 6 Concluding Summary and Future Work.- 6.1. Concluding Summary.- 6.2. Future work.- Appendix A - Modulo Arithmetic.- Appendix B - DES Algorithm Permutations and S-Boxes.- Appendix C - LUTs Utilised in Rijndael Algorithm.- Appendix D - LUTs in LUT-Based Rijndael Architecture.- Appendix E - SHA-384/SHA-512 Constants.- References.
Copyright Date
2003
Illustrated
Yes

賣家提供的物品說明

soraresells

soraresells

100% 正面信用評價
已賣出 250 件物品
賣家的其他物品聯絡