|刊登類別:
物品已無存貨。
有類似物品要出售?

Igor Tartalja The Cache Coherence Problem In Shared-Memory Multiprocess BOOK NEW

Another great item from Rarewaves USA | Free delivery!
狀況:
全新
價格:
C $146.32
大約HK$ 830.88
運費:
不運送到:美國. 查看詳情— 運送
所在地:60502, 美國
送達日期:
視情況而定
退貨:
30 日退貨. 由買家支付退貨運費. 查看詳情- 更多退貨相關資訊
保障:
請參閱物品說明或聯絡賣家以取得詳細資料。閱覽全部詳情查看保障詳情
(不符合「eBay 買家保障方案」資格)

安心購物

高度評價賣家
值得信賴的賣家,發貨快,輕鬆退貨。 

賣家資料

註冊為商業賣家
賣家必須承擔此刊登物品的所有責任。
eBay 物品編號:315350382580
上次更新時間: 2024-05-21 06:33:00查看所有版本查看所有版本

物品細節

物品狀況
全新: 全新,未閱讀過和使用過的書籍,狀況完好,不存在缺頁或內頁受損。 查看所有物品狀況定義會在新視窗或分頁中開啟
Artist
Igor Tartalja
Author
Igor Tartalja, Veljko Milutinović
EAN
9780818670961
Format
Trade Paperback
ISBN
9780818670961
Language
English
Release Year
1996-01-30
Book Title
The Cache Coherence Problem In Shared-Memory Multiprocessors
Type
Textbook
Subject Area
Computers
Publication Name
Caché Coherence Problem in Shared-Memory Multiprocessors : Software Solutions
Item Length
11 in
Publisher
Wiley & Sons, Incorporated, John
Subject
Programming / General, Systems Architecture / Distributed Systems & Computing, Networking / General, General
Publication Year
1996
Series
Systems Ser.
Item Height
0.8 in
Item Width
8.1 in
Item Weight
29.7 Oz
Number of Pages
358 Pages

關於產品

Product Information

Almost all software solutions are developed through academic research and implemented only in prototype machines, thus leaving the field of software techniques for maintaining the cache coherence widely open for new research and development. This book is a collection of all the representative approaches to software coherence maintenance and includes a number of related studies in the performance evaluation field. The illustrates state-of-the-art software solutions for cache coherence maintenance in shared-memory multiprocessors. It begins with a set of four overview of the cache coherence problem and introduces software solutions to the problem. The text defines and details static and dynamic software schemes, techniques for modeling performance evaluation mechanisms, and performance evaluation studies. The book is intended for the experienced reader in computer engineering but possibly a novice in the topic of cache coherence. It also provides an in-depth understanding of the problem as well as a comprehensive overview for multicomputer designers, computer architects, and compiler writers. In addition, it is a software coherence reference handbook for advanced undergraduate and typical graduate students in multiprocessing and multiprogramming areas.

Product Identifiers

Publisher
Wiley & Sons, Incorporated, John
ISBN-10
0818670967
ISBN-13
9780818670961
eBay Product ID (ePID)
771014

Product Key Features

Author
Igor Tartalja, Veljko Milutinović
Publication Name
Caché Coherence Problem in Shared-Memory Multiprocessors : Software Solutions
Format
Trade Paperback
Language
English
Subject
Programming / General, Systems Architecture / Distributed Systems & Computing, Networking / General, General
Publication Year
1996
Series
Systems Ser.
Type
Textbook
Subject Area
Computers
Number of Pages
358 Pages

Dimensions

Item Length
11 in
Item Height
0.8 in
Item Width
8.1 in
Item Weight
29.7 Oz

Additional Product Features

LCCN
95-010025
Intended Audience
Scholarly & Professional
Series Volume Number
10
Lc Classification Number
Qa76.9.M45t37 1996
Table of Content
Preface. Introduction. Chapter 1: Introductory Readings. How to Make a Multiprocessor Computer that Correctly Executes Multiprocess Programs (L. Lamport). Synchronization, Coherence, and Event Ordering in Multiprocessors (M. Dubois, C. Scheurich, and F.A. Briggs). Cache Coherence in Large-Scale Shared-Memory Multiprocessors: Issues and Comparisons (D. Lilja). Software Cache Consistency in Shared-Memory Multiprocessors: A Survey of Approaches and Performance Evaluation Studies (I. Tartalja and V. Milutinovic). Chapter 2: Static Software Cache Coherence Schemes. Compiler-Directed Cache Management in Multiprocessors (H. Cheong and A.V. Veidenbaum). RP3 Processor-Memory Element (W.C. Brantley, K.P. McAuliffe, and J. Weiss). A Compiler-Assisted Cache Coherence Solution for Multiprocessors (A.V. Veidenbaum). A Cache Coherence Scheme With Fast Selective Invalidation (H. Cheong and A.V. Veidenbaum). Automatic Management of Programmable Caches (R. Cytron, S. Karlovsky, and K.P. McAuliffe). A Version Control Approach to Cache Coherence (H. Cheong and A.V. Veidenbaum). Design and Analysis of a Scalable Cache Coherence Scheme Based on Clocks and Timestamps (S.L. Min and J.-L. Baer). A Generational Algorithm to Multiprocessor Cache Coherence (T.C. Chiueh). Cache Coherence Using Local Knowledge (E. Darnell and K. Kennedy). Chapter 3: Dynamic Software Cache Coherence Schemes. Software-Controlled Caches in the VMP Multiprocessor (D.R. Cheriton, G.A. Slavenburg, and P.D. Boyle). CPU Cache Consistency with Software Support and Using "One Time Identifiers" (A.J. Smith). An Approach to Dynamic Software Cache Consistency Maintenance Based on Conditional Invalidation (I. Tartalja and V. Milutinovic). Adaptive Software Cache Management for Distributed Shared Memory Architectures (J.K. Bennett, J.B. Carter, and W. Zwaenepoel). Chapter 4: Techniques for Modeling and Performance Evaluation of Cache Memories and Cache Coherence Maintenance Mechanisms. Analysis of Multiprocessors with Private Cache Memories (J.H. Patel). Effectiveness of Private Caches in Multiprocessor Systems with Parallel-Pipelined Memories (F.A. Briggs and M. Dubois). On the Validity of Trace-Driven Simulation for Multiprocessors (E.J. Koldinger, S.J. Eggers, and H.M. Levy). Multiprocessor Cache Simulation Using Hardware Collected Address Traces (A.W. Wilson). Cache Invalidation Patterns in Shared-Memory Multiprocessors (A. Gupta and W.-D. Weber). Benchmark Characterization for Experimental System Evaluation (T.M. Conte and W.W. Hwu). A Model of Workloads and Its Use in Miss-Rate Prediction for Fully Associative Caches (J.P. Singh. H.S. Stone, and D.F. Thiebaut). Chapter 5: Performance Evaluation Studies of Software Coherence Schemes). A Performance Comparison of Directory-Based and Timestamp-Based Cache Coherence Schemes (S.L. Min and J.-L. Baer). Evaluating the Performance of Software Cache Coherence (S. Owicki and A. Agarwal). Comparison of Hardware and Software Cache Coherence Schemes (S.V. Adve, V.S. Adve, M.D. Hill, and M.K. Vernon). About the Author.
Copyright Date
1996
Dewey Decimal
005.4/2
Dewey Edition
20

賣家提供的物品說明

Rarewaves USA CA

Rarewaves USA CA

97.6% 正面信用評價
已賣出 17.52 萬 件物品
瀏覽商店聯絡

詳盡賣家評級

過去 12 個月的平均評級

說明準確
4.9
運費合理
5.0
運送速度
4.9
溝通
4.9

賣家信用評價 (63,279)

i***i (1060)- 買家留下的信用評價。
過去 1 個月
購買已獲認證
Item as described and received promptly.
0***8 (614)- 買家留下的信用評價。
過去 1 個月
購買已獲認證
Dope💀
i***3 (1)- 買家留下的信用評價。
過去 1 個月
購買已獲認證
Reasonable pricing, hassle-free transaction and timely shipping times (from US to Canada). Apart from a slightly banged-up box, received the item in good condition. Will purchase from them again if I could.